Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Difference between Single ended clock and Differential clock

Status
Not open for further replies.
K

karthik gunda

Newbie level 3
Newbie level 3
Joined
Mar 3, 2014
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
28
Hi,

I am new to FPGA. Anyone please explain me the difference between single ended clock and Differential clock.


Thanks,
Karthik
 

Differential clock consist of SYSCLK_P and SYSCLK_N are connected to a differential clock oscillator.

Differential Signaling is not sensitive to SSO noise.
A differential receiver is tolerant of its ground moving around.
If each “wire” of pair is on close proximity of one and other. electromagnetic interference imposes the same voltage on both signals. The difference cancels out the effect.


Single ended clock only contain SYSCLK_P pin connected to a clock oscillator.

Single ended signal subject several means of distortions and noise.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top