Deepak.akon
Newbie level 6
I attached my vhdl code for 128 bit aes key schedule. after the simulation it will gives the constant values output.I tried lot of times but still i'm not understood why it gives constant value output.please help me to solve this problem.
