Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Zero WLM Analysis in RTL Compiler (RC 12.20)

Status
Not open for further replies.
S

spgite

Newbie level 5
Newbie level 5
Joined
Jun 19, 2012
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,327
I am trying to do zero wlm analysis.
But in the reports its not showing any wireload model being used
In library there was no wireload model so I have defined one.

Need to know the commands to include wireload model

Thank you
 

Following attributes of RC can help in doing ZWLM synthesis or WLM synthesis

1) interconnect_mode
2) wireload_selection
3) force_wireload

Hope this can help you..

~vamsi
 
  • Like
Reactions: spgite

    V

    Points: 2
    Helpful Answer Positive Rating
    S

    spgite

    Points: 2
    Helpful Answer Positive Rating
Thank you for reply..
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top