Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Input and output pins are usually constrained with transition value and output cap. With this as input transition of net, delay of net is calculated based on R and C (WLM) and also output transition at end of net (connecting to cell) is calculated by tool (PT /ETS). The output transition of net connecting to cell (input transition at cell input) and out cap of cell is used get cell delay from libs which has delays value in a table format for different trans vs cap.
Using WLM, both transition on output of net and delay of net is calculated
So, do WLM include information on both propagation and transition delays? As far as I know they have a single value only for each of Length-Fanout-Resistance-Capacitace combination. Am I wrong?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.