Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

what is output enable pin

Status
Not open for further replies.
Output Enable or OE pin on many digital logic ICs or some digital driver ICs is used to make output enable/disable...if this pin is in its active state then the content of internal latches/gates of that particular IC is reflected on the pins..by keeping this OE pin in its inactive state the ouputs are tristated/high impedance states...
 

u mean any ic having output enable will work when it will have low output voltage or current.
if not then kindly tell how this pin will work
 
Code: 
E   DIR
L    L     Bus B Data to Bus A
L    H     Bus A Data to Bus B

- - - Updated - - -

The SN54/74LS245 is an Octal Bus Transmitter/Receiver designed for
8-line asynchronous 2-way data communication between data buses.
Direction Input (DR) controls transmission of Data from bus A to bus B or bus
B to bus A depending upon its logic level. The Enable input (E) can be used
to isolate the buses.

Note: The word you use " output" is misunderstand you
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top