Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What HFNS (High fanout net synthesis) in Physical Design?

Status
Not open for further replies.

RGR

Junior Member level 2
Junior Member level 2
Joined
Jan 31, 2013
Messages
23
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,418
hello every one

can any one clarify HFNS?



Thanks in advance

RGR
 

High Fanout Nets: Some nets other than clock nets is called HFN.

Ex: Reset, Scan Enable etc.

During synthesis, We set set_max_fanout to some number. i.e. we are telling the synthesis tool to that more than the max_fanout number treat it as High fanout net , so the tool knows and buffers the nets.
 
Some company required to apply a buffer-tree on this HFN.
Normally the backend tool handles the HFN.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top