Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

why we are going for scaling of CMOS technology and what are their limitations

Status
Not open for further replies.

rameshiloveu

Junior Member level 1
Junior Member level 1
Joined
Sep 6, 2013
Messages
19
Helped
1
Reputation
2
Reaction score
1
Trophy points
3
Activity points
151
why we are going for scaling of CMOS technology and what are their limitations ?
 

Hi Ramesh,

Scaling down means reducing the sizes of a transistor. Since if the size of a transistor is reduced , the no of transistors in a IC will be more.
Scaling follws the pace with which MOORE has described.

Below are the few process with problem and solution:

Process Problem Solution
180nm Conductors become too resistive Replace alum. with copper
130nm Features smaller than light wavelength Computational lithography*
90nm Limitations on active current Strained silicon
45nm Gate leakage limits scaling Hi-K metal gate
22nm Loss of channel control Tri-gate transistor

There are lot of articles in the internet on the same , you can explore.
 
why we are going for scaling of CMOS technology and what are their limitations ?

1. reduced power dissipation
2. increased transistor density (i.e. more transistors per unit area)
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top