gnvelkumar
Newbie level 4
- Joined
- May 4, 2013
- Messages
- 6
- Helped
- 0
- Reputation
- 0
- Reaction score
- 0
- Trophy points
- 1,281
- Location
- Bangalore,Chennai
- Activity points
- 1,321
How to design AND Gate using one pMOS and one nMOS?
Follow along with the video below to see how to install our site as a web app on your home screen.
Note: This feature may not be available in some browsers.
apply input A on Drain, B on gate and output Y on source, it will work like And Gate
And then A and B are all changed to 1, output will be 1? even if it's connected to a pulldown load?When B=0 then it will be floating but if you add a pulldown load then it will turn to zero
AND with Diodes:https://en.wikipedia.org/wiki/Diode_logic#AND_logic_gate
So, What is the minimum no of Transistor required to create AND logic?
Transistor:MOSFET'sS
- - - Updated - - -
3 I suppose?.
Coming to the Question raised:
AND gate cannot be created using a Single pMOS and a Single nMOS.