Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Verilog - Files management

Status
Not open for further replies.

Sindhiya C R

Newbie level 4
Newbie level 4
Joined
Sep 4, 2013
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
45
Hi ,Can any one please tell me the usage of $ftell and $getc in verilog?

Thanks in advance
 

In the IEEE 1800-2012 LRM

$ftell is described in 21.3.5 File positioning

$fgetc is described in 21.3.4 Reading data from a file

You would use these along with $fseek if you did not want to read in a whole file at once and only portions at a time.
 
In the IEEE 1800-2012 LRM

$ftell is described in 21.3.5 File positioning

$fgetc is described in 21.3.4 Reading data from a file

You would use these along with $fseek if you did not want to read in a whole file at once and only portions at a time.

Thank you Dave

- - - Updated - - -

Thank you ,I find it is very helpful
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top