poiu_elab
Newbie level 3
we've got 1.8v standcell simulation and layout model(only the digital part).
but we want to use these cell in 1.0v voltage.
we believe that under these environment, the logic of cell is ok.
but the timing is critical aspect of the project design.
so how can we get the gate simulation(post-simulation) result?
but we want to use these cell in 1.0v voltage.
we believe that under these environment, the logic of cell is ok.
but the timing is critical aspect of the project design.
so how can we get the gate simulation(post-simulation) result?