lordy
Junior Member level 2
- Joined
- Dec 16, 2011
- Messages
- 23
- Helped
- 6
- Reputation
- 8
- Reaction score
- 4
- Trophy points
- 1,283
- Location
- pilani, India
- Activity points
- 1,419
hi all
i want to make a digital filter which have sampling frequency 10000 Hz and cutoff frequency is 100 Hz.
I implemented the filter in FDA tool it showing that minimum order of filter required is more than 150 in case of FIR(equiliriple) and i certainly dont wana use that beacuse it will eat my hardware resources lot.
when i go for IIR filter minimum order required is 14 but coefficient are so small(in term of 10 power -17) that i cant implement in FPGA.
So my problem is that sampling frequency is too high as compare to cutoff frequency.
which type of filter i should use which work well for very low cutoff frequency and use less resources of my FPGA.
thanks in advance
i want to make a digital filter which have sampling frequency 10000 Hz and cutoff frequency is 100 Hz.
I implemented the filter in FDA tool it showing that minimum order of filter required is more than 150 in case of FIR(equiliriple) and i certainly dont wana use that beacuse it will eat my hardware resources lot.
when i go for IIR filter minimum order required is 14 but coefficient are so small(in term of 10 power -17) that i cant implement in FPGA.
So my problem is that sampling frequency is too high as compare to cutoff frequency.
which type of filter i should use which work well for very low cutoff frequency and use less resources of my FPGA.
thanks in advance