Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
First, VLIW will make individual instructions more longer (this is where its name come from, "Very Long") and also add additional burdens in compiler design since it's compiler's task to arrange the proper instruction parallelism. Second, all the function units in VLIW can't be full active all the time. The most advantage of VLIW is its strong capability of data processing, especially in DSP area (you can see many modern DSP are VLIW architecture,e.g. TI C6xxx).Compared with superscalar, the hardware is more simple for all the scheduling and speculation tasks are moved to software.
Here this is a pipelined super scalar processor which has a LONG INSTRUCTION word which consists of several independent instructions. Here the software complexity i.e the complier is more complex compared to the hardware.
IA64 is a typical example of a VLIW processor.
My research work is also based on developing a VLIW processor which is based on GALS technology.
Trace scheduling is another impt criteria
I shall upload some documents reg. VLIW processor.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
