Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

slack paths, reduce it in design

Status
Not open for further replies.
hossam abdo said:
Dear all;

How to reduce the slack paths in design, what is the logic of thinking to reduce it.

Thanks in advance.
Click to expand...


do u mean slack?
it is of two types.....positive or negative.

suppose, setup slack is positive.means in your design there is no violation.if slack is negative, there is some violation.
 

can u pls elaborate in detail......!
 

nishit-69 said:
can u pls elaborate in detail......!
Click to expand...

setup slack = Required time - arrival time

if slack is positive then required time is more than arrival time. so, data may be stable before active edge of clock. thus violation is reduced.
 
I believed you mean how to reduce the negative slack, I means reduce the combinational logic between two memories element (flip flop).
Added pipeline is a solution.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top