Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[SOLVED] Load at .lib file for RTL COMPILER

Status
Not open for further replies.
graphene

graphene

Full Member level 2
Full Member level 2
Joined
Mar 22, 2012
Messages
129
Helped
4
Reputation
8
Reaction score
3
Trophy points
1,298
Location
Germany
Activity points
2,181
I want to set a default output pin capacitance that my RTL compiler would follow.

Instead of manually definign the load thru sdc files is it ok if i simply change the set_output_max_capaicantce to my desired load ??
.
such a deifnition is done in the library file... should the characterization be performed after such a load definition. ?? or delaring such load is as simple as a dummy argument assigned to the RTL compiler...
 

the max_capacitance in the .lib means that you should not have more load than specified else the cell will not function. most of the standard cells will work at any load but with bad performance. For reasonable performance you should keep within the load.

if you want constraint the design you can always set a higher max_cap constraints on the pin you want but you cant relax them. This can done at the synthessis level so that it remains part of the system all through place and route, Primetime runs.
 
i was giving this a second thought - ca this constraint also be modeled in the SDC file using "set_load" construct in the SDC and apply it to desired pins.
 
Just to complete the artmalik response, the Mac capacitance inside the liberty is to indicate also the timing table range inside this liberty, that means the timing table do not provide value outside this range and the extrapolated value could be far what the reality is, and this is why the max cap violation need to be analyze carefully.
 
thank you artmalik, englishdogg and rca ... i got it cleared now... i earlier thought that setting max load cap is something that determines the evaluation but now with rca's answer am even clearer.. thanks for your wonderful support guys !!!
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top