Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

designing a moore fsm for even no of zeros and odd no of ones

Status
Not open for further replies.
S

sireesha92

Newbie level 4
Newbie level 4
Joined
Mar 26, 2013
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,327
How to design a Moore FSM which detects even number of zeros and odd number of ones.? The output of the FSM has to be one for one clock pulse if the specified condition is met else the output has to remain zero.
 

You can do this with 4 states: even #0's/even #1's, even #0's/odd #1's, odd #0's/even #1's, and odd #0's/odd #1's. From there you can figure out the state transitions and outputs.
 
Thank you for the information.. Can please draw the moore state diagram for this...??

- - - Updated - - -

Is this state diagram correct..?
moore.png
 

HI there ,can u plz provide me with a verilog code (behavioural model) for the same.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top