Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

set_false_path -hold - When it is used?

Status
Not open for further replies.
T

tsk1979

Newbie level 3
Newbie level 3
Joined
May 14, 2010
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
India
Activity points
1,296
In some SDC files I have seen the constraint
set_false_path -hold

I am unable to figure out why would somebody set "set_false_path -hold"
Under what condition or logic design would you want to allow setup check on a path but ignore hold check?
 

tsk1979 said:
In some SDC files I have seen the constraint
set_false_path -hold

I am unable to figure out why would somebody set "set_false_path -hold"
Under what condition or logic design would you want to allow setup check on a path but ignore hold check?
Click to expand...

Instead of setup check, sometime we will check for maximum delay.
Even though it's false path, the path with very long long delay is undesirable.

For example:
set_max_delay 1Tb -from [get_clocks Ta] -to [get_clocks Tb]
set_false_path -hold -from [get_clocks Ta] -to [get_clocks Tb]

Anyone has another idea or real case for illustration ?
PoLo
 
This will disable all the hold check.
This SDC maybe used by synthesis, not by Place&Route and PT check. This may because: hold violation are usually fixed at P&R phase, not synthesis phase.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top