Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

when to refine the design budget or modify the HDL code

Status
Not open for further replies.
R

rogeret

Member level 4
Member level 4
Joined
Sep 7, 2011
Messages
77
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,864
Hi,

The DC ug tells me that "If the performance violates the timing goals by more than 15 percent, you should consider
whether to refine the design budget or modify the HDL code."

But what does this 15% stands for? Dose it mean the violation of the longest critical path is more than 15% of the related clock period?

Thanks!
 

that's comment just for your paths which >15% violated related clock period.
but actually, not all of violated paths, example, you have a big slack on a path due to a big fanout/slew from pre-CTS --> it's will gone when post-CTS. no need "refine the design budget or modify the HDL code"
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top