Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hi ivlsi,
min+max cap/trans, you need to set because that denote a range for tool STA to check. also, these limits to make sure have no extrapolated calculation (at least on in/out paths) , i guess that's just a recommend, not a requirement.
Hm... it's understood for max capacitance... But why minimum capacitance restrictions/constraints are required? Why let's say a load capacitance could not be a zero?
hm.... let's talk about timing table of NLDM.
- you have 2 index : input trans and output cap.
- trans and cap in table have min (ofcourse non-zero) and max value --> it's defined as range
- as you understood : max is the upper limit / min is the lower limit --> they make sure have no extrapolated calculation (at least on in/out paths)
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
