Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hi ivlsi,
Zero WLM is Wire Load Model which resistance and capacitance = 0.
in synthesis, when you do not denote a wire load model (have no any model be loaded), tool will use Zero WLM to "calculate" nets delay
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
