Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to avoid kickback noise in a dynamic comparator?

Status
Not open for further replies.
H

helna

Newbie level 5
Newbie level 5
Joined
Sep 20, 2012
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Kerela, India
Activity points
1,331
hI
we are designing a 7 bit flash ADC using dual-tail dynamic comparator. our common mode ref voltage is 600mV.
but our comparator is showing an offset of a few mV.
is it due to kickback noise?
how to remove it?
the comparators at the top and bottom end (among 127 comparators) are working well. the middle ones are showing some trouble.
thanks for your time.
 

Hi helna!

Actually, kickback noise can make offset to your circuit as u mentioned.
To remove it, you can read some techniques in some following papers (i think they are the best for your circuit):
1. Kickback Noise Reduction Techniques for CMOS Latched Comparators - Pedro M. Figueiredo.
2. A Low-Kickback-Noise Latched Comparator for High-Speed Flash Analog-to-Digital Converters - Proceedings of ISCIT2005

As far as i know, to reduce the kickback noise, you should isolate the couple pair and generative nodes of comparator, u can think a little bit about that, u will find out the solution!

Hope this help!
 
  • Like
Reactions: butchi

    B

    butchi

    Points: 2
    Helpful Answer Positive Rating
    V

    Points: 2
    Helpful Answer Positive Rating
ducvilla said:
Hi helna!

Actually, kickback noise can make offset to your circuit as u mentioned.
To remove it, you can read some techniques in some following papers (i think they are the best for your circuit):
1. Kickback Noise Reduction Techniques for CMOS Latched Comparators - Pedro M. Figueiredo.
2. A Low-Kickback-Noise Latched Comparator for High-Speed Flash Analog-to-Digital Converters - Proceedings of ISCIT2005

As far as i know, to reduce the kickback noise, you should isolate the couple pair and generative nodes of comparator, u can think a little bit about that, u will find out the solution!

Hope this help!
Click to expand...

thanks for a quick response..
if you can, please post one of the above above mentioned papers. [A Low-Kickback-Noise Latched Comparator for High-Speed Flash Analog-to-Digital Converters - Proceedings of ISCIT 2005].
we are not able download it.
thank you.
 

Following the line of ducvilla, here is another suggestion:

Daniel Schinkel et. al,A Double-Tail Latch-Type Voltage Sense Amplifier with 18ps Setup+Hold Time, 2007

It has one stage for the diff pair and another for the regenerative stage. The diff pair has low tail current, thus low slew rate, which reduces kickback noise. The other stage can be driven by a large current for a fast regeneration.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top