Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
1): It seems there is a command called: "set_clock_gating_check". And by default, DC/PT will check the clock gating celling setup/hold requirement, which are all set to "0".
2): For scenarios, I think it's PVT+chip working mode (such as function mode, scan mode, MBIST mode)
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
