Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
setup slack = data required time - data arrival time.
here, data req time = capture clk path delay + clk period - setup - uncertainity
data arr time = launch clk path delay + clk2Q delay + combinational delay(max)
hold slack = data arr time - data req time
here, data req time = capture clk path delay + clk period + hold + uncertainity
data arr time = launch clk path delay + clk2Q delay + combinational delay(min)
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
