Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[SOLVED] how to do scaling of transistors???

Status
Not open for further replies.
A

Ashvinikumar

Newbie level 6
Newbie level 6
Joined
Apr 17, 2012
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,364
while designing a SRAM i want to do scaling of transistors,L(length) is fixed by the technology node (90nm) but how do i decide the minimum width for the transistors?
 

The minimum width of the transistor is also fixed by the technology - it is minimum width of diffusion (or active or OD or - the name is different for different techologies). Check the Design Rule Manual. Note, that for SRAM bit cell usually exist different rules than for ordinary transistors (which is used in std cell as example).
 
Ashvinikumar said:
while designing a SRAM i want to do scaling of transistors,L(length) is fixed by the technology node (90nm) but how do i decide the minimum width for the transistors?
Click to expand...
salam

I think you must do monte carlo simulations and choose the size that can pass these exam. I mean you must choose w and do monte and see if your system works well, if not you must for example increase w, and also you must plot BF and see that SNM is good or not!

Bests
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top