Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Static power analysis vs Dynamic power analysis .

Status
Not open for further replies.
L

LaxmiNarayanan

Newbie level 6
Newbie level 6
Joined
Sep 13, 2012
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,371
Could you please explain static power analysis ? Dynamic power analysis ?
And , why is it preferred over dynamic power analysis ?
W.R.T. clock tree synthesis .
 

Hai narayanan,

Static power analysis is analysing the power when there is no change in input..

Dynamic power analysis is analysing the power when the input changes its state often.. Dynamic power dissipation invovles charging and discharging of capacitances.

In clock tree synthesis, switching of input will happen thats why we are calculating this dynamic power.. so that we can calculate the maximum level..

i use report_power to calculate the value in encounter..

Refer below to get more
 

Attachments

  • power_with_example.txt
    2.6 KB · Views: 200
  • Like
Reactions: ydlm42

    Y

    ydlm42

    Points: 2
    Helpful Answer Positive Rating
Are their any specifications on what type of clock must be used . I mean to say that , clock with sharp edges use more power. {I read this somewhere}.

Correct me if i am wrong.
 

Hai jeet_asic

Types of clock will be based on RTL coder..(ex:- synchronous clock, asyn etc..,)


Also clock with rapid pulse variation[up and down] will consume more power.. I think u said the same.....
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top