Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

What is the use of `suppress_fault and `enable_portfaults in verilog ?

Status
Not open for further replies.
T

tsuresh

Newbie level 4
Newbie level 4
Joined
Nov 28, 2008
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,321
Hi,
I tried google it but couldnt find the answer.
Could someone pls explain me what is the use of compiler directives
`suppress_faults and `enable_portfaults in simple way ?

Thanks
Suresh
 

Both of these commands are Cadence Verifault-XL compiler directives. I would consult the Verifault-XL user guide.

Regards,
Willis
 
Hi,

Thanks.
I could find them in the user guide.

Regards,
Suresh
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top