Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Analog layout technique questions help !

Status
Not open for further replies.
S

sudeeps

Newbie level 5
Newbie level 5
Joined
Aug 25, 2012
Messages
10
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,357
Hello friends,

I have certain questions which I'm trying to find answers to , please help me with these.

  1. If we have two routes, one needs to carry voltage and one needs to carry current, what techniques to be used for each of these cases in layout ? why?
  2. If the drain of a transistor connects to pad, what are the special guidelines for the transistor? double guard ring etc ?
  3. Why double guard ring is needed ? How do you decide it's order ( P first ,then N or opposite ?)?
  4. Why we use VIA array? Why not single large VIA in place of several via's?
  5. Which type of diode is used to prevent antenna violation and how it works?
  6. Why thin metal are in lower position and thick metals are at upper position in a defined Stack?
  7. Why layout should be on grid? What's is the issue with off-grid errors ?

Hoping for help from the experts.

Thanks
 

Hi,
I'd like to give you my idea about your first quetion,
if a route carried voltage signal, then the source would be a voltage source. so the route is resistivly sensitive and you'd better be careful the parasitic R when layout.
similarly, when a route carried current, the source would be a current source. the parasitic C may badly slow down the speed.

Ziqi
 

Hello,

I would like to answer #4.
This is to have a better current/voltage density and distribution over the metal area connected/covered by the vias.
And, in a via array, let say if 1 via is not working or is not connected, at least you still have the remaining vias to connect the two metal layers. ^^,
 

#5 - If the Antenna violation can't be solved with switching routing Layers close to gate, tie down diodes are needed. These are reversed biased during circuit operation. During CMP the diodes temperature rises and discharges the gate resistively. The rules for Antenna Violation should be checked in Design Manual
 
Thanks to all who helped by replying. Still hoping for more replies :(
 

2) If any terminal of device is connected to pad,it may have connection with outer environment.So use ESD devices in such cases.
3)Double guard ring concept is used to avoid latch-up and also it blocks charge injection from substrate.
7)Off-grid errors arise during DRC.The only remedy is delete all off-grid layout and draw new one with grid specified in PDK.

Hope this helps
Best regards
Jarilak.r

"Anyone who has never made a mistake has never tried anything new." - Albert Einstein
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top