Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Small doubt regarding verilog

Status
Not open for further replies.
R

rknmahesh

Newbie level 5
Newbie level 5
Joined
Apr 4, 2012
Messages
10
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,339
I want to design a base band of a system using verilog. It should work at very low power. Whatever I do in verilog how to ensure that it should have lowest power. Or shall I do basic elements in transistor level to ensure that they have low power.

Thanks in advance
 

You need have architecture to implement with less number of registers. Like some logic can be working at high speed and little logic at Half the frequency
 
But as if in the individual blocks can we decrease the power b'coz i need my design to be an ultra-low power design
 

You divide you individual blocks to further low frequency to save power
 

Hi,
For ensuring low power consumption you should follow these design rules:
1. use high threshold device (Hi-VT) so that leakage can be minimized,
2. by modifying the logic structure such that the toggling rate of transistors can be minimized,
3. use gated clocks, so that idle portions of your design can be turned off,
4. lower the clock speed.
 
All said above are correct
beside them, you can always use the core elements
I think there are elements there that can be used for low power purposes
 

Hi sina.parsnejad,
what do you mean by "low power elements"? I think it's the high Vt transistors, isn't it?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top