Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] XOR gates used in compression logic for DFT

Status
Not open for further replies.

neofeoe

Newbie level 2
Newbie level 2
Joined
Mar 10, 2011
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,292
hi all,
what is the function of xor gates employed in the compression logic used in DFT?
 

The logic of the xor function:

A B OUT
--- ----
0 0 0
0 1 1
1 0 1
1 1 0
---------
Here, if the paths A,B is compressed to one path as OUT. The xor gate waits for input A and also for input B and gives an equivalent output thus helping in compressing the path to a single equivalent path. thus this helps in observing the inputs provided to any untestable or testable block - a requirement of observability and controllability thus compacting the output. unlike the and gate or "OR" gate, that ignores the other input, xor gate takes care of both the paths to compact to a single path. xor gate reduces the no. of paths as well as improves the testability measure of a ldesign.
 
For every node in design we cannot place one flop as observability point. So we xor the inputs and reduce the no of observability flops.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top