Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[STA] PLL -> how should constrained during STA checks?

Status
Not open for further replies.
ivlsi

ivlsi

Advanced Member level 3
Advanced Member level 3
Joined
Feb 17, 2012
Messages
883
Helped
17
Reputation
32
Reaction score
16
Trophy points
1,298
Activity points
6,868
Hello All,

How should PLL (digital or lib of analog one) be constrained during STA checks?

Thank you!
 

Are there any comments/response? Please post!
 

Re: [STA] PLL -> how should constrained during STA checks?

Any comments?

- - - Updated - - -

PLL jitter is modeled using clock uncertainty. Thank you!
 

Re: [STA] PLL -> how should constrained during STA checks?

Yes you should model PLL jitter as uncertainity
 

Re: [STA] PLL -> how should constrained during STA checks?

I think the real STA will start from the output clock of the PLL. That is the point we define our source clock (main clock) of the design. As other boarders said, PLL characteristics like jitter should be accounted in STA using the command set_clock_uncertainity.
 
  • Like
Reactions: ivlsi

    ivlsi

    ivlsi

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top