Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Either a dummy transistor to provide continuous environment for transistors to be matched,
or a spare transistor for optional use in a possible redesign, usually recognizable by its gate & drain connections brought to top (or second to top) metal layer and only there connected to GND.
Hi to all......
When the four terminals(D,G,S,B) of MOS(both NMOS & PMOS),it will acts as adummy.These dummies are useful in MOS layout matching concept which will protect active MOSFETs from etching during fabrication.Normally dummies are kept at edges of matced MOSFETs.
Sometimes MOSFET can be used as capacitor in which three terminals(D,S,B) connected with one potential and the remaining one terminal(G) is connected with another potential.
- - - Updated - - -
Hi to all......
When the four terminals(D,G,S,B) of MOS(both NMOS & PMOS),it will acts as adummy.These dummies are useful in MOS layout matching concept which will protect active MOSFETs from etching during fabrication.Normally dummies are kept at edges of matced MOSFETs.
Sometimes MOSFET can be used as capacitor in which three terminals(D,S,B) connected with one potential and the remaining one terminal(G) is connected with another potential.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.