digi001
Full Member level 5
What is the best way to generate 12 clocks signals from a master clock, once a trigger goes low?
After the 12 clocks the circuit should stop. How would I do this in Verilog?
After the 12 clocks the circuit should stop. How would I do this in Verilog?