Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[SOLVED] Overdrive voltage amount ?

Status
Not open for further replies.
D

DharmaSlice

Member level 1
Member level 1
Joined
Jun 8, 2012
Messages
34
Helped
5
Reputation
10
Reaction score
3
Trophy points
1,288
Activity points
1,487
Hi,

When designing a current mirror in tsmc18 process how much of an overdrive voltage (Vgs - Vt) should you have in the typical corner to ensure it stays in saturation when running corner simulations. Supply off 3V3.
 

Hello,

If you mean that you are biasing your current mirrors with a constant voltage they will not flow the current you want in corners. Using a biasing cell with a current reference is required. If you use a biasing cell with a current reference what you need to consider is not the saturation but the range of the drain voltage that is keeping the channel pinched off at all possible conditions. You can increase this range by lowering the overdrive voltage. However the overdrive voltage is crucial for high Monte Carlo performance. The statistical variation effects the current mirrors in a such way that they will deviate very much if their overdrive voltage is too low, regardless of their W over L ratios.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top