Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Atmega 8 hardware design issues

Status
Not open for further replies.

A.Rashad

Member level 4
Member level 4
Joined
Jul 27, 2011
Messages
69
Helped
6
Reputation
10
Reaction score
5
Trophy points
1,288
Location
Pune
Activity points
1,792
Hi,
I want to study the exact hardware design constraints for ATMEGA 8 , Apart from Datasheet, Is there any other document which explains this ?
 

Please, can you better define question ?
Hello,
I need to know the exact values of Reset circuit's, component values , and filter capacitors values for supply power to Atmega 8!
 

The data sheet has all relevant info, or you can look to see what other people have done in their circuits.
It's not usually critical for these devices.
A capacitor of around 10nF-100nF should be ok, placed close to the device. For the reset circuit, the timing is in the data-sheet. For that you can use a simple RC circuit (C connected
to ground, R connected to VCC and the common connection to the reset pin), or if you prefer, there are dedicated reset ICs. The simple RC should be fine.
There are no other components needed for the ATmega. It can even work with an internally generated clock.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top