Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[SOLVED] Fault simulation in ATPG

Status
Not open for further replies.
The atpg tool could generates patterns for stuck, iddq, transition, bridge, delay faults. all of these faults need different patterns to cover your design.
 

Does the fault simulation mean, applying a random pattern on a faulty design to decide whether the applied vector can actually make a difference in the output for the induced fault in the design?..
 

The different fault is just the model of fault that could occur during the fab phases that need to be detect.
 

Thanks rca for your reply.. I understand fault modelling. But my question is what is fault simulation? Its a part of ATPG.
 

Hi ranger01,

When using an atpg tool, say tmax, you can do a fault simulation to an existing list of faults with given pattern. For example, if you have an existing pattern that's been generated previously and you wanted to simulate it against a list of faults you have to see if the pattern will cover the faults.

You can also lookup fault grading.

Hope this helps!
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top