Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

What is the meaning of Interrupt latency

Status
Not open for further replies.
U

Urvashi

Newbie level 5
Newbie level 5
Joined
Apr 18, 2012
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,337
Interrupt latency is the time elapsed between which of foll?
A)Occurance of an interrupt & its detection by the CPU
b)Assertion of an interrupt & the start of the associated ISR
C)Assertion of an interrupt & the completion of the associated ISR
d)start & completion associated ISR
please reply
 
Last edited:

It is (b).

From Wikipedia: interrupt latency is the time between the generation of an interrupt by a device and the servicing of the device which generated the interrupt.

Put another way, interrupt latency is defined as the elapsed time between the assertion of an interrupt and the execution of the first instruction in the interrupt service routine.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top