Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

threshold voltages for PMOS and NMOS

Status
Not open for further replies.
D

dilipbagadi

Newbie level 1
Newbie level 1
Joined
Jan 22, 2012
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,286
what should be the threshold voltages given for pmos and nmos in 65 and 45nm technology? and what should be the corresponding supply voltage given?
is there any relation to find the threshold voltages with respect to the supply voltage given??
 

Most 65 and 45 nm processes have dual or triple oxide options along with low threshold and high threshold options on the single oxide option.

Multiple oxide layer thicknesses is used to achieve higher I/O voltage capability.

Low and high threshold processes are used to trade off speed vs. leakage which is a big issue with deep submicron processes.

So there can be many gate threshold voltages.
 
Last edited:
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top