Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Timing optimisation technique(Pipelining)

Status
Not open for further replies.
M

muthuram1984

Newbie level 6
Newbie level 6
Joined
Feb 7, 2012
Messages
14
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,388
Hi,

One of the timing optimisation technique in ASIC design is pipelining, i would like to know about this technique in detail
please could you explain any one of you about this technique?

Here is the example

10bit full adder is there it is working in 10Mhz,so i want to make this adder work for 20Mhz,so how will you apply pipelining technique for this adder circuit to make it work for 20Mhz?

I will appreciate if you able to explain using this example.

Thanks
Muthu
 

So as the frequency now is double and ur clock period will become half now.
Now by adding a register between a timing path u can reduce the Arrival time so that it meets the new clock period.

This is the logic behind the pipelining. U can find lot of materials here in edaboard pls search it in ASIC methadologies and tools.
But here there is a big disadvantage of inc in area and power.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top