iVenky
Advanced Member level 2
- Joined
- Jul 11, 2011
- Messages
- 584
- Helped
- 37
- Reputation
- 76
- Reaction score
- 35
- Trophy points
- 1,318
- Location
- College Station, Texas
- Activity points
- 6,124
Consider an NMOS. Is it possible to have a negative Vs while the device is in saturation or in linear region. I mean all other conditions such as Vgs > Vt and such kind of conditions are satisfied with the exception that Vs is negative. Is this possible?