Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

static timing analysis & its modes

Status
Not open for further replies.
V

veenashree89

Member level 2
Member level 2
Joined
Dec 11, 2010
Messages
42
Helped
9
Reputation
18
Reaction score
9
Trophy points
1,288
Location
BANGALORE
Activity points
1,581
hi all.....

I am new to STA...i just want to know.,wat are are the modes need to be cleared in sta..and at which stage of ASIC design we perform different modes of STA..please suggest some links to know more about this...
 

Input to an STA tool (primetime) is a netlist (Verilog , VHDL ,EDIF) , delay formats , library formats . STA is performed at pre-layout n again at post-layout stages. It is performed to check whether your design meets setup n hold specifications or not n other spec. like input delay , transition , output delay as per your design specifications. and lot of other things.

Get more info here "Timing Paths" : Static Timing Analysis (STA) basic (Part 1) |VLSI Concepts
 
sta modes are nothing but the way you apply the constraints, depending upon the mode, generally variation in the case analysis of the ports will create the modes
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top