Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

AXI 3/4 protocol question

Status
Not open for further replies.

bens

Newbie level 3
Newbie level 3
Joined
Nov 1, 2010
Messages
4
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,283
Visit site
Activity points
1,307
AXI 3 (or 4) specifies that "There must be no combinatorial paths between input and output signals on both master and slave interfaces."

Now, I can read this in two ways:
1. There must be no combinatorial paths between input and output signals and also between output and input signals on both master and slave interfaces.
2. There must be no combinatorial paths between input and output signals ,but there can be between output and input signals on both master and slave interfaces.

I'm thinking it's probably the first since the reason for this has got to be timing, but I'd appreciate your input
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top