Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

regarding multiple clock

Status
Not open for further replies.
V

venkatramanan

Member level 4
Member level 4
Joined
Sep 24, 2011
Messages
69
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Location
bangalore
Activity points
1,685
I am having multiple clocks..how to handle those clocks?
how i have to manage those clocks?
can u any one explain me...
 

Hai venkat,
For managing two clock u can define like this sdc file...

EX;-
create_clock -name "firstclock" -add -period 2.0 -waveform {0.0 1.0} [get_ports firstclock]
create_clock -name "secondclock" -add -period 2.0 -waveform {0.0 1.0} [get_ports secondclock]

or else u are asking about how to manage the clock timing in STA?????? .. I cant predict the question??

This may help...... Thanks :razz:
 

when you have multiple clocks, one question rise asynchronous or not?
 

how to manage the clock timing?

---------- Post added at 13:32 ---------- Previous post was at 13:31 ----------

not synchronous
 

Hai venkat,

Clock timing depends on the specification file... Also additional to that if u have problem in timing analysis....

EX:- Consider u are having a negative slack in clock path....

If so add buffer deletebuffer upsize downsize etc... to meet the timing


This may help...
 
Also , I will recommand you to use global clock lines for routing the clock........with BUFG ( global buffer) .....how ever there will be skew but mostly will be in limits..... Also put some RLOCK constraints in UCF /SDC file....

Good Luck
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top