Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi! I am simulating the static power(for holding Q =0 in this case) for a read differential 8T SRAM bit cell in cadence virtuoso ADE L. The schematic, input stimuli setup, and node set is as follows. I ran both DC sweep from 0 to 1V and transient analysis. To view the power consumption, I enable...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
