Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: "calibre view generation encountered a fatal error" but spectre PEX extraction wo
Hi, have you solved this issue?
I was doing calibre PEX, and also encountered almost the same issue "Error rexReplace: argument #1 should be a string(type template = "ttx")"
I tried another design without...
Hi there.
I have a confusion with the locking ability of very low bandwidth PLL/FreqSynthesizer:
Talking about a Type-2 PLL, consisting of PFD, ChargePump, 2nd-order LPF ((R+C1)//C2), VCO and N-divider (let's assume N=1 for simplicity).
If we design the PLL bandwidth very very low, to...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
