Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi guys. Recently ive been taking the VLSI course. Recently, were talking about logic gate delays in class. Lecture material says that path effort for multistage logic network is GH=(g1*g2*g3...)*(Cout/Cin) I wonder why it can be done by this. It seems like RC delay time constants are getting...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
