Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I'm getting started in digital electronics and I've never seen an implementation of a flip flop JK like the one I did. I know its not optimal, but is it ok? the NAND version and the one using a latch SR are not easy to came up with for me. I feel like I need to just remember them, while this...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
