Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by ThisIsNotSam

  1. T

    About process corner lot

    I still don't understand the question. You can think of SS as a contract between you and the foundry. You should not be getting any chips that perform worse than SS in a mature process. Anything near TT, near FF, or above FF, is icing on the cake. I don't see an immediate need for testing or...
  2. T

    Link between calibre and icc2

    This is one way, with calibredrv. But it is not very intuitive. digital designers want to see the errors in their design environments, like Innovus and ICC. See oratie's aswer above.
  3. T

    How to execute metal fill

    I don't know how to help you. If the only information you can give is "it doesn't work", it is of no help. Did you check logs? Did you check folders to see if the gds files were generated? Did you debug at all? Did you try switches at random? Have you tried to run fill on a small design first to...
  4. T

    How to execute metal fill

    You do know that the OD and PO are not metal, right? The script that fills metal is not the same that does poly and active.
  5. T

    How to execute metal fill

    Is the fill utility made for ICV in the first place? I know there is one for PVS and one for calibre. Most people do calibre.
  6. T

    How to execute metal fill

    TSMC provides a metal fill utility. It runs on calibre, not on ICC.
  7. T

    DRC Violations. Please Help. Urgent.

    looks like metal fill was applied before chip was assembled and violated some rules? hard to say, the screenshot is not informative
  8. T

    Encounter LVS error in Calibre

    You can have perfectly correct modules and still make mistakes in top-level connections. LVS would show these mistakes somewhere, not necessarily on the top level when you include everything. Debug debug debug. Consider adding one block at a time if possible.
  9. T

    DRC errors

    Yes! But you gotta make sure you design following the same rules. Check your Innovus/Virtuoso settings too!
  10. T

    DRC errors

    The process is M9_6X2Z, which means it has 9 metals, the first six are of the type X and the next two are of the type Z. Most likely you are designing with the wrong stack. The most popular stack for TSMC 65 is 6X1Z1U, just so you know, as it is used in MPWs quite often. In any case, you gotta...
  11. T

    How to load time lib data in cts of innovus

    Then your clock division becomes the prime suspect. How are you doing it? A mix of RTL and SDC commands?
  12. T

    MemoryCompiler‘s SRAM LVS mismatch?

    Most likely you are missing some LVS configuration. Try to make a design that contains only a single instance of the SRAM and make that one pass LVS. Then move to a larger design. SRAM's can be tricky for LVS because it struggles with bit arrays and their relative order. Say, it tries to match...
  13. T

    Nwell floating when doing ERC check

    check if your library provides dedicated endcap cells for top and bottom.
  14. T

    How to load time lib data in cts of innovus

    are you doing any ccopt_* configurations or just running ccopt_design?
  15. T

    [SOLVED] Power stripe violation near the macro boundary

    scripting is usually the way to go. declare a variable x and a variable x_offset. drop the stripes one by one, add x_offset to x, rinse and repeat. add some corner cases in the form of if (x near macro) then skip if (x near macro) then apply offset times 2

Part and Inventory Search

Back
Top