Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by Stirgamight

  1. S

    [SOLVED] IC compiler

    That was actually solved by either not mentioning the ring width at all in the command (I am not sure what the result is) or by redefining the die area with the "estimate_fp_area" command, thanks for the replies
  2. S

    [SOLVED] IC compiler

    How can I know that? Is there a command to report it? or it is just the area of the core?
  3. S

    [SOLVED] IC compiler

    ICC I keep running into that error no matter how small the ring width is (I made it 0.8) Error: The die size is too small to synthesize any power plan (PNA-099) Please specify smaller ring width

Part and Inventory Search

Back
Top