Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by smdaazz

  1. S

    How the intial utilisation is decided at PD stage. Why can’t we go with lower utilisation like 20% 30% ? Is it tech node dependent?

    You mean to say Synthesis area report we consider as intial utilisation? In placement stage utilisation increases just 2-3% because of std cells
  2. S

    How the intial utilisation is decided at PD stage. Why can’t we go with lower utilisation like 20% 30% ? Is it tech node dependent?

    Can you elaborate more
  3. S

    How the intial utilisation is decided at PD stage. Why can’t we go with lower utilisation like 20% 30% ? Is it tech node dependent?

    How the intial utilisation is decided at PD stage. Why can’t we go with lower utilisation like 20% 30% ? Is it tech node dependent?
See more

Part and Inventory Search

Back
Top