Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by santhosh.mandugula

  1. S

    Precharging SRAM bit lines

    Are we doing read and write pre-charge for SRAM in latest technologies ?
  2. S

    Cadence Virtuoso ICADV12.2 quick start guide material

    Hi All, It would be a great help if you send any material related to Cadence Virtuoso ICADV 12.2 quick startup guide. Regards, Santhosh
  3. S

    TSB circuit in memory??

    Hi All, Anybody have an idea about the TSB circuit in Memory?? TSB is Threshold Substrate Biasing or Transparent Source Biasing??
  4. S

    Electromigration target in percentage??

    Hello all, While doing EM for power rails in Totem, they will represent the target to be achieved in percentage (for ex: 400% at 125c, 1v). What does it represents exactly???
  5. S

    No. of standard cell tracks decided by???

    As per i know the standard routing pitch is required for i) All the pins placement on the intersection points, so that the P&R tool finds this pins and routes over this routing pitch. ii) Helps to avoid DRC errors (since by using via-to-via pitch distance for pitch spacing). Q1) Is there any...
  6. S

    HELP: CMOS Power IO circuit (power suuply pad, VDDPST)

    Hello all, I am doing the layout of Power supply PAD for VDDPST supply (I have 2 supplies VDD and VDDPST of 1.8v and 3.2v). This PAD is used to supply power to the IO's. For this i have used N-type diodes and one MOSCAP (NMOS cap) as shown in the screenshot. As per my understand, #...
  7. S

    HE:P: CMOS Power IO circuit (power suuply pad, VDDPST)

    Hello all, I am doing the layout of Power supply PAD for VDDPST supply (I have 2 supplies VDD and VDDPST of 1.8v and 3.2v). This PAD is used to supply power to the IO's. For this i have used N-type diodes and one MOSCAP (NMOS cap) as shown in the screenshot. As per my understand, #...
  8. S

    Post layout simulation using HSPICE

    Hi penghan, i have done the post layout simulation using the HSPICE by using the following command to invoke the HSPICE. hspice -i input_netlist -x extracted_RCfile But i observed not much variations in the output signals. Is this correct?
  9. S

    Post layout simulation using HSPICE

    Hello friends, I have created a layout in Virtuoso, extracted RC for the same using StarRC XT. Now i want to do Post layout simulation using HSPICE. The RC extracted netlist contains R and C values for the different nets, now how can i interact these RC values with the .SP netlist i have and...
  10. S

    RC extraction using Star-RCXT !!!

    Re: star rcxt Hi, Apart from this .nxtgrd file you should have the mapping file also. Regards, santhosh
  11. S

    SKILL- facing problem with list command for box

    I have created a list for box creation and trying to access the lower left coordinates but it is showing as "range" as shown below. What is the problem could you explain me. a=list(1:2 3:4) b=car(a) ;gives (1:2) x=xCoord(b) ; showing as "range" y=yCoord(b) ; giving 1 Thanking you, santhosh
  12. S

    Syntax for power calculation in spice

    pspice power calculation What is syntax for calculation of different power components such as avg, leakage and dynamic using Spice?? Thanx in advance! santhosh
  13. S

    How to decide Std. cell height and width??

    why height fixed in stanadard cell Hi, could you explain, how the height of a standard cell is fixed while developing a std. cell library. Is it height of a tallest cell, then which cell they will consider as tallest cell in a library?? How much should be the width of std. cell? Generally it...
  14. S

    65nm, 45nm Layout guielines

    layout guidelines for 45nm What are guidelines provided to draw the layout (for Digital blocks like Standard cell or memory) in 65nm and 45nm Technology. Thanks & regards, santhosh
  15. S

    need your advice about this layout.

    Hi, add these guidelines also 1. Avoid power connections of the transistors connecting with guard rings. Use power tapings instead of that. 2. Increase the metal connection widths where ever it si possible. It gives good RC values. regards, santhosh

Part and Inventory Search

Back
Top