Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
this is the code of comparator( which shown below). this arrise error ( end card missing at reading). how can remove this error plz suggest me.
****comparator*******
.options nomod node list brief POST ingold=1
.option scale=1u
.global control
.param pvdd=5
*****Power...
plz give me output of comparator output. i have given the code of comparator in spice but there having error plz solve this problem.
program is in hspice.
****comparator*******
.options nomod node list brief POST ingold=1
.option scale=1u
.global control
.param pvdd=5
*****Power...
i have send comparator diagram with code and output. plz give me the output. biasing ckt (vbiasn) is given in the fig.20.15 in cmos layout book (jekob bekar). plz give me the output. the output show error. plz help me
****comparator*******
.options nomod node list brief POST ingold=1...
sir, i m m tech student. my mini project is 16 bit analog to digital converter in "SAR" in H-SPICE. this converter will done by using comparator. please give me at least transistorized diagram of 16 bit analog to digital converter in spice.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
